



How 3D Memory Stacks Up

Report No. FI-NFL-3DM-0409

By:
Josef Willer & Gregory Wong

April 2009

© 2009 Forward Insights. All Rights Reserved. Reproduction and distribution of this publication in any form in whole or in part without prior written permission is prohibited. The information contained herein has been obtained from sources believed to be reliable. Forward Insights does not guarantee the accuracy, validity, completeness or adequacy of such information. Forward Insights will not be liable for any damages or injuries arising from the use of such information including, without limitation, errors, omissions or inadequacies in the information contained herein or for the interpretation thereof. The opinions expressed herein are subject to change without notice.

Contents

CONTENTS III

LIST OF FIGURES V

LIST OF TABLES VIII

EXECUTIVE SUMMARY 1

INTRODUCTION 2

NAND FLASH MEMORY 3

 NAND Flash Memory Technology 3

 Scaling Challenges 4

3D MEMORY ALTERNATIVES 7

 Samsung Stacked TANOS 7

 Concept 8

 Advantages and Disadvantages 12

 Challenges 13

 Toshiba Bit-Cost Scalable NAND 23

 Concept 24

 Advantages and Disadvantages 28

 Challenges 32

 Cross-point Memory Arrays 35

 Concept 37

 Storage Element 41

COMPARISON OF 3D MEMORY CONCEPTS 56

 Key Parameters of stacked NAND 56

 Process Complexity 57

 Performance 57

 Endurance 57

 Power Consumption 58

 Scalability 58

 Cost 58

 Key Parameters of vertical NAND (BiCS) 61

 Bit Size 62

 Process Complexity 62

 Cell Efficiency 63

 Yield 63

Performance.....	63
Endurance	63
Power Consumption	63
Scalability	64
Cost.....	64
Key Parameters of Stacked Cross-Point Array Memory.....	65
Bit Size.....	66
Process Complexity.....	66
Cell Efficiency	66
Yield	66
Performance.....	67
Endurance	67
Power Consumption.....	67
Scalability	67
Cost.....	67
Summary	68
OUTLOOK.....	70
REFERENCES	71
ABOUT THE AUTHORS	74
SERVICE OFFERINGS*	75
ABOUT FORWARD INSIGHTS	76
Services	76
Contact	76

List of Figures

Figure 1. NAND Flash Technology Evolution3

Figure 2. NAND Flash Memory Gap Fill.....4

Figure 3. NAND Flash Memory Coupling Ratio and Cross-talk.....5

Figure 4. Electrons Stored on the Floating Gate5

Figure 5. Samsung 32Gb CTF Memory.....6

Figure 6. Estimation of NAND fabrication costs as the bit density increases for conventional planar and stacked cell7

Figure 7. Schematic cross section of the 3-D TANOS NAND showing a first arrangement of cell strings on Si substrate level and a second level of NAND memory cell strings stacked above8

Figure 8. SEMs of 3D stacked NAND cell string. The 2nd active layer is SOI-like perfect single crystal.....9

Figure 9. Layout and vertical structure of word-lines and x-decoders for the doubly stacked NAND flash memory cell array.....9

Figure 10. Key process steps of 3D NAND memory.....10

Figure 11. Comparison of erase operation (a) well bias initiated erase by block, (b) erase by page without well bias in the floating body case.....10

Figure 12. (a) TEM cross section image of LEG Si film; Inset image shows sub-grain boundary in protrusion. (b) Modelling of LEG process; selective melting of a-Si film and solidification from seed.11

Figure 13. Process scheme with amorphous layer formation on seeds to initiate laser epitaxial growth of single crystal Si film resulting in stacked transistor bodies for 3D memories.12

Figure 14. Tilted SEM image with protrusions which are precisely located in the center between neighbouring seeds.....14

Figure 15. Tri-gate structure of the TFT device based SONOS memory cell (Macronix)15

Figure 16. TEM cross sections of TFT NAND strings perpendicular to the wordline and along the wordline direction16

Figure 17. Schematic illustration of thermal budget impact on device structure: S/D junctions between NAND wordlines diffuse below gate contacts and cause punchthrough device failure.17

Figure 18. Simulated temperature profiles for various laser pulse durations. The penetration depths can be controlled by the pulse durations.18

Figure 19. The basic concept of the DG-TFT-SONOS Flash showing simultaneous shielding of stored charge during pass voltage application and intimate electrical interaction for good short channel control.....19

Figure 20. XTEM along NAND string channel of the dual gate SONOS devices20

Figure 21. SIMS analysis of antimony-implanted LPCVD amorphous silicon that subsequently underwent the illustrated thermal steps. This mimics the behavior of the source and drain dopant during processing. Negligible diffusion occurs.20

Figure 22. Sheet resistance of antimony implanted into LPCVD amorphous silicon and annealed.21

Figure 23. Cycling endurance of the mid-cell of a 32 cell string of minimum feature sized devices. No other second-gated memory devices are used in the cycling.22

Figure 24. Retention after cycling 10^5 cycles showing good performance after extrapolation to 10 years.22

Figure 25. Equivalent circuit of the BiCS arrangement of vertical NAND strings.....23

Figure 26. Birds-eye view of BiCS flash memory. NCG is the number of control gates. NSG is the number of rows of pillars sharing an upper select gate.....24

Figure 27. (a) Cross section of BiCS flash memory string, (b) Cross section of vertical SONOS cell.....	25
Figure 28. Stair-like structure at the edge of control gate plates and upper select gate pitch.	26
Figure 29. Fabrication sequence of BiCS flash memory	27
Figure 30. Cross sectional SEM image and schematic illustration of the latest reported BiCS cell array.	28
Figure 31. I_d - V_g characteristics after program and erase operation of each of the different cells of a NAND string (non-optimized structure with respect to disturb).....	29
Figure 32. Schematic potential profile in unselected pillars during program operation. The potential of pillars boosted by V_{pgm} is seen to be higher than V_{pass} and a negative V_{th} shift of the cell to be programmed is achieved.	30
Figure 33. V_{th} shift after program disturb of programmed cells in unselected pillars. A negative V_{th} shift is suppressed if suitable V_{pass} is selected.....	30
Figure 34. Improved concept of changing lower select gate plates to line and space pattern in order to boost unselected pillars by turning on/off USG and LSG synchronously.	31
Figure 35. V_{th} shift after read disturb on unselected pillars. V_{th} shift is suppressed significantly by changing the lower select gate plates into line and space patterns.....	31
Figure 36. Schematic illustration of SONS and SONONS memory layer scheme. The tunnel film in the SONONS structure inhibits the release of trapped charges of the trapping layer. Retention and disturb behavior is improved.....	32
Figure 37. Program and erase characteristics of SONONS based BiCS cells.	33
Figure 38. Data retention results of SONONS and SONS cells of BiCS flash.....	34
Figure 39. This Besang picture shows an SEM (right) of the vertical memory cells of a 10 kb flash memory array with schematics (left) depicting the stacked memory and CMOS circuitry	35
Figure 40. Schematic of a PCM memory array with nanowire diodes as memory cell select devices	36
Figure 41. (a) Shows a generalized cross-point memory structure whose one bit cell of the array consists of a memory element and a switch element between conductive lines on top (wordline) and bottom (bitline). (b) Illustration of reading interference in an array consisting of 2×2 cells without switch elements. (c) Rectified reading operation in an array consisting of 2×2 cells with switch elements	37
Figure 42. Matrix 3D poly Si anti-fuse diode cell schematics and electrical characteristics of programmed and unprogrammed cell	38
Figure 43. Matrix 3D poly Si anti-fuse diode cross section.....	38
Figure 44. Matrix 3D poly Si anti-fuse memory cross section	39
Figure 45. Cross section of the 512Mb PRAM with diodes as select devices.....	41
Figure 46. Process sequence for the vertical diode and the self aligned bottom electrode contact (SABEC).....	42
Figure 47. Simulated temperature profile while writing RESET state. The temperature of the pn -junction in vertical diode is not too high to degrade the device operation.....	43
Figure 48. Expected evolution of cell structures: Cross sections of the PRAM switching elements	43
Figure 49. Simulated write current for melting at the phase transformation core of (a) a conventional planar PCM and (b) a confined cell structure. When the reset current is applied to the confined cell structure, melting of PCM is expected to occur between electrodes limited to isolated cell.....	44
Figure 50. TEM images of dash-type confined cell structure. Even with 7.5nm width: The PCM was filled perfectly without voids.....	45
Figure 51. Endurance characteristic of confined PCM cell.	45

Figure 52. Proposed resistance switching mechanism of RRAM. The Schottky barrier is reversibly modulated by charging/discharging of vacancies	46
Figure 53. Left: Schematic potential energy diagram of the TaOx redox pair: ΔG is the smallest of all commonly known resistive switching material candidates indicating that both HRS and LRS are stable. Right: Schematic change of the barrier height corresponding to the redox reaction according to the model assumption.....	47
Figure 54. Cross section of fabricated 1T1R ReRAM cells based on 0.18 μm CMOS process.....	48
Figure 55. (a) Workfunction versus electrode potential of various electrode metals and appearance of the switching effect, (b) switching behaviour with Ir electrode and (c) with Pt electrode	48
Figure 56. (a) I-V plot of the 1T1R memory cell (cell area 0.5 x0.5 μm^2) in pulse voltage sweep with 100ns pulse width, (b) Schottky plot of I-V characteristic	49
Figure 57. Endurance properties of ReRAM (left) and data retention of TaOx memory cells at 150 $^{\circ}\text{C}$ (right).....	50
Figure 58. Sketch of the cell cross section (top) and sample cross section of the fabricated die with enlarged TEM (right),	51
Figure 59. I-V characteristic of a memory cell in sweeping mode	52
Figure 60. Read disturb characteristics for set and reset status with -0.1 V bias forcing to reset and +0.1 V bias forcing to set, respectively. No degradation is found up to 10 ³ seconds	52
Figure 61. Scaling characteristics of resistance distributions for (a) 50 nm diameter cells and (b) 20 nm diameter cells without verification loop. The inset shows an AFM image of a 20 nm diameter cell.....	53
Figure 62. Schematic diagram of a 2-stack 1D-1R cell arrangement with upper layers reversed to share the bitline. The line width of word and bitlines was 0.5 μm resulting in a final cell size of 0.5x0.5 μm^2	54
Figure 63. Conceptual schematic diagram of a stacked memory with TFTs decoders as stackable peripheral circuits.....	55
Figure 64. Specifications for 43nm SLC and MLC NAND Flash.....	57
Figure 65. Lithography Resolution Limits.....	58
Figure 66. Relative Cost per Bit of Stacked SLC NAND.....	60
Figure 67. Relative Cost per Bit of Stackable Non-volatile Memories	69

List of Tables

Table 1.	Multi-bit NAND Flash Comparison	59
Table 2.	Comparison of Multilayer NAND with SLC NAND	59
Table 3.	Comparison of Multilayer NAND with MLC NAND	60
Table 4.	Comparison of BiCS NAND with SLC and MLC NAND	64
Table 5.	Comparison of Stacked Cross Point Array Memory with SLC and MLC NAND	68

Introduction

Mainstream NAND flash memories are currently manufactured on 4xnm processes with major NAND flash vendors migrating to 3xnm this year. In the race to reduce costs, NAND flash manufacturers are developing 2xnm technology, however with performance and reliability characteristics severely degraded relative to the 4xnm generation, 2xnm floating gate NAND flash could be the last process technology generation. What's next?

NAND flash vendors are actively exploring a variety of alternatives including spin-torque MRAM, nanocrystal memory, phase change memory and resistive memory. However as lithographic scaling becomes more challenging, companies are turning their sights to vertically stacked implementations of memory cells or 3D memory. 3D memory technologies offer the promise of continued increases in storage capacities and lower cost per bit necessary to enable emerging applications such as solid state drives.

Among the candidates: stacked NAND technologies employing charge trapping technology, vertical memory cells etched in a pillar and stackable cross-point memory arrays. This report explores the feasibility of each of these alternatives as a candidate to replace NAND flash memories within the next four years.

About the Authors

Josef Willer is Vice President of Technology. His expertise lies in the area of semiconductor memories including DRAM, NOR, NAND, NROM and alternative memory technologies including FRAM, MRAM, RRAM, phase change memory, nanocrystal memory, SONOS memory, spin-torque RAM and probe memory and the related intellectual property.

Josef brings with him a wealth of research and development experience in semiconductor memories from 26 years at Siemens Semiconductor / Infineon Technologies / Qimonda AG. Prior to joining Forward Insights, Josef was a principal at Qimonda Flash GmbH responsible for evaluating patents and intellectual property and developing innovative non-volatile memory technology and novel cell concepts to overcome the ultimate technology scaling constraints. Josef was instrumental in enabling the start-up company Ingentix to successfully demonstrate the feasibility of charge trapping technology for mass storage products.

In addition to his technical publications, Josef holds numerous memory-related patents and was named Infineon's Inventor of the Year in 2004. He has been a member of the technical committee of the ICMTD (International Conference on Memory Technology and Design) for the past three years.

Josef holds a Dr. rer. nat. from the Technical University in Munich in solid state physics.

Gregory Wong is the Founder and Principal Analyst. Greg has in-depth knowledge of the cost, performance and markets and applications of 2-bit per cell NOR, NROM and NAND flash, 3-bit per cell and 4-bit per cell NAND and 4-bit per cell NROM flash technologies as well as solid state drives. Greg has authored a variety of reports pertaining to the technology, performance, costs, markets and applications of flash and alternative non-volatile memories, solid state drives, 3-bit and 4-bit per cell NAND flash memories, flash cards and removable storage, and embedded flash memories. He also tracks wafer capacity and shipments by vendor and issues quarterly supply-demand and capex forecasts.

Greg has 11 years of management experience in strategic planning, business development and engineering at Hitachi, Siemens, ProMOS and Qimonda/Infineon. In these positions, Greg was responsible for analyzing and evaluating flash memory vendors' strategies, process technologies, design architectures, product performance, manufacturing capabilities and costs. Greg worked closely with senior management on strategy formulation and setting operational performance targets. He has worked in Canada, Japan, China, Taiwan and Germany.

Greg earned his B.A.Sc. degree in Electrical Engineering from the University of Toronto, and his M.B.A. degree from the Richard Ivey School of Business in London, Ontario.