Back
Read Architectures for Multi-bit per cell NAND Flash Memories
Report No. FI-NFL-RAN-0909 September, 2009
This report explores the theory, circuit elements, timings, and key design features of the
conventional interleaved architecture versus the all bitline sensing architecture.
Table of Contents
|